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Abstract—A new-architecture integrated circuit has been de-
veloped as a key element of a system that can real-time track
the center of mass of an moving image on a two-dimensional
(2-D) pixel array. The circuit has been implemented using a
high-functionality transistor called neuron MOSFET (neuMOS
or MOS for short), hence having a very simple circuit configura-
tion. A quasi-two-dimensional algorithm is assumed for system in
the circuit. A one-dimensional (1-D) array of neuron MOS circuits
automatically finds the center-of-mass location using the image
intensity distribution projected onto x or y axis. The unique
feature of the circuit is that it accepts analog inputs without
A/D conversion but produces binary outputs, thus providing
a very smooth interfacing between the real world and digital
systems. Test circuits have been fabricated by a double-polysilicon
CMOS process and their operation has been experimentally
demonstrated.
Index Terms—Center of mass, neuron MOS, source follower.
I. INTRODUCTION
CENTER-OF-MASS (COM) detection of an image on atwo-dimensional (2-D) pixel array is a very important
operation in image processing. The COM, or the first moment
of the object’s intensity distribution, represents the position
of an object. Therefore, it is utilized for the object tracking
of a robot using a visual feedback system [1]. Since the real-
time response of a system is the most important concern in
such applications, the COM of an image needs to be detected
with minimum latency. However, sequential digital computing
schemes cannot meet this requirement. A large volume of 2-
D image data must be all A/D converted in the first place
by pixel-by-pixel bases and then sequentially computed by
a general purpose computer. Such schemes are very time
consuming due to the data conversion and transfer bottle necks.
In order to resolve the difficulty, several focal plane processing
schemes have been proposed based on analog [2]–[5] as well
as digital techniques [1] in which photo sensors are fused into
the array of fine grain parallel processing elements.
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A position-detective sensor proposed by Ishikawa and Shi-
mojo [3] is an example of such parallel sensors implemented
by analog circuits. The sensor has a latticed network structure
in which a current source and linking resistors are provided at
each node. The network works as a Poisson equation solver
and the values of the zeroth moment (total mass) and the first
moment (centroids) are obtained from the boundary potentials
of the circuit, where the area integral was reduced to the
boundary integral using Green’s theorem [3]–[5]. Integrated
imaging chips have been developed employing the resistor
grid and photo-sensor-cell array architectures [6], [7]. The
orientation of an object was also obtained by detecting the
second moments of the image intensity distribution [6]. The
output signals of these circuits are all analog, therefore they
must be A/D converted for interfacing to digital systems.
A digital architecture in which a SIMD digital processor
having A/D conversion capability is integrated at each pixel
has been developed [1]. Such a system can present a very
versatile feature and can carry out various image processing
tasks such as averaging, edge enhancement/detection, orien-
tation detection, optical flow, etc., in addition to the moment
detection. The output is provided in a digital format, thereby
providing an easy interfacing to digital systems. However, cost
must be paid for the increased hardware volume at each pixel,
which must be traded off with the image resolution.
The COM tracker circuit of this paper presents a unique
architecture in which the input image signals are handled
in an analog domain to some extent but binary decision
(thresholding) is immediately given to the analog computation
results at a very primitive device level. Therefore, the outputs
are always digital. The circuit has a very simple configuration
and operates very fast. Such a unique architecture of the circuit
has been developed using a multiple-input-terminal, high-
functionality transistor called neuron-MOSFET (MOS or
neuMOS for short) [8]. The device is capable of performing the
weighted summation of multiple input signals and thresholding
based on the sum at a single transistor level. Due to its
functional similarity to the mathematical model of a biological
neuron [9], it bears the name. The versatile features of the
device have been demonstrated by applications to binary logic
circuits [10]–[12], a neural network having an on-chip self-
learning capability [13], [14], multi-valued circuits [15], [16],
and flexible-computing architecture circuits for intelligent data
processing [17]–[19].
In Section II, the organization of aMOS center-of-mass
(COM) tracker circuit is explained and its operation is demon-
strated by experiments conducted on fabricated test circuits.
1057–7130/98$10.00 1998 IEEE
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Fig. 1. Hardware computing algorithms for center of mass (COM) detection.
Data processing is carried out on 1-D image intensity distribution obtained
by X and Y projection.
The analysis of the circuit operation and a circuit technique
to enhance the precision of computation are presented in
Section III. A two-staged COM circuit architecture has been
developed in order to handle a sensor array having a large
number of pixels, which is presented in Section IV. Experi-
mental verification of the circuit operation by fabricated test
circuits is also demonstrated. Finally, conclusions are given
in Section V.
II. CIRCUIT ORGANIZATION AND OPERATION
A. COM Tracker Circuit Design
In Fig. 1, the basic hardware computing algorithms for
COM detection is schematically explained. As is evident in
the figure, the processing is carried out on one-dimensional
(1-D) data obtained by projecting the two-dimension intensity
distribution of an image onto the horizontal and vertical axis,
and therefore it is quasi two dimensional processing. Such
image data projection can be carried out easily using,
accessible image sensors like BASIS [20], [21] or CMOS sen-
sors [22]. The sensor output signals are capacitively coupled
to a MOS floating gate and accumulated along a single row
or a single column, then being read out viaMOS source
follower configuration. In this paper, the image acquisition and
projection circuities were not fabricated. The COM-detection
circuits were designed and fabricated assuming such projection
data are available and provided by separate circuits.
The -component of the location of COM is calculated
from the zeroth and the first moments of the projected intensity
distribution as
(1)
where is the position on the abscissa and the mass of
the th thread. The -component is obtained similarly.
The circuit implementation of COM detection algorithm
of Fig. 1 is illustrated in Fig. 2. Instead of calculating
Fig. 2. Circuit diagram of COM (center of mass) tracker circuit.
according to (1), was obtained by searching for that
satisfies the equation:
(2)
In the input stage there are two complementaryMOS source
followers composed of depletion-mode NMOSand PMOS,
which calculates and . The inputs –
are analog voltages representing the thread masses. They are
capacitively coupled to the floating gate of the top source
follower with coupling capacitance proportional to the
coordinate , namely . Here is
the integer and the total number of threads. The potential of
the floating gate in the top source follower is calculated as
(3)
In the general MOS formula, like [8, eq. 1], for instance,
representing the sum of the gate-oxide capacitances between
the floating gate and the NMOS and PMOS channels appear
in the denominator. However, this is not the case in (3). In
the source follower configuration, the effect of can be
neglected because the channel voltage is almost equal to the
floating gate potential due to the source follower action of the
circuit, and therefore, no charging occurs for.
The result of the first moment calculation appears
at the output of the top source follower as
(4)
(Here, the voltage gain of theMOS source follower is as-
sumed as unity for simplicity, i.e., . A more accurate
discussion taking the actual nonunity gain into account is given
in Section III.) The inputs are coupled to the bottom source
follower with identical coupling capacitors, thus yielding the
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zeroth moment as
(5)
These values are then transferred to the second-stage circuits
via switches 2 and 3.
The second stage is composed ofMOS inverters that work
as comparators. They compare the two quantities,
and , and turn on where the inequality
holds. The COM coordinate is obtained as the
location where 0-to-1 transition occurs. The operation of the
MOS comparator is explained using Fig. 3(a) and (b).
In the reset cycle of a MOS inverter, SW1 is closed and
the floating gate is shorted to the output as shown in Fig. 3(a).
As a result, the MOS inverter is biased at the most sensitive
point in the transition region, i.e., at the inversion threshold
condition ( : the inversion threshold voltage of the
MOS inverter). At the same time, SW2 is closed andis
fed to the input-gate 1 while the input gate 2 is grounded. Then
SW1 is opened and the floating gate is made in the floating
condition. After this reset cycle, the evaluation is started by
closing SW3. As shown in Fig. 3(b), is fed to the input
gate 2 while grounding the input gate 1. As the result of this
operation, the floating gate potential of the MOS inverter
becomes
(6)
where ( : the capacitance between
the floating gate and the ground). In theth comparator the
input capacitances and are designed as
(7)
By substituting (4), (5), and (7) into (6), we obtain the
condition for as
(8)
Therefore the MOS inverter works as a comparator and turns
on when is greater than . The center of mass
is identified as the location where 0-to-1 transition occurs,
which is detected by a simple logic circuit shown in Fig. 2.
B. Experimental Results
A test circuit of a nine-input COM detector having the
architecture of Fig. 2 was designed assuming a typical industry
process, i.e., a 0.5 m CMOS technology. The circuit was
simulated by HSPICE and the results are demonstrated in
Fig. 4(a). The parameters used for simulation are given in
Table I. The test data given to the circuit are also shown in
the figure which has the COM at position no. 4. The output
was monitored at a negative logic node, and it is seen that the
output corresponding to position no. 4 is low when ENABLE
signal is high. Hence the circuit works as expected. The short
drop in the output no. 6 is caused by the noise arising from
(a)
(b)
Fig. 3. Operation ofMOS comparators in the second stage of the COM
tracker: (a) reset cycle and (b) evaluation cycle.
TABLE I
SIMULATION PARAMETERS
the switching transition of SW2 and SW3 (see Fig. 2). This
results in the small variation in the floating gate potential of the
MOS inverter which is amplified by multiple inverter stages
and appears at the output. The switching noise is sensitive to
the biasing condition and happened to occur at the output no.
6 in this example. The similar noise effect occurring at the
same locution is also observed in the experiment [Fig. 4(b)].
From the simulation, the COM detector designed using 0.5-
m design rule is capable of computing the COM location in
less than 40 ns. The average current of this circuit is about
2 mA and dissipates the average power of 10 mW at 5 V
power supply. The design optimization for minimizing the
power dissipation was not conducted in the present work.
The characteristic feature of the present circuit is that the
output signal is given by a digital flag appearing at the COM
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(a) (b)
Fig. 4. Simulation and measurement results of 9-input COM detector circuit. (a) Simulation was carried out on a circuit designed in 0.5-m CMOS
technology. (b) Measurement was done on test circuits shown in Fig. 5 (3-m CMOS). Slow operation of the measured data is due to the loading
effect caused by direct probing without buffers.
Fig. 5. Photomicrograph of the test circuit of nine-input COM detector
fabricated by Tohoku University Standard 3-m double-polysilicon CMOS
process.
location while input signals are all analog. This provides a
smooth interfacing to digital systems. This is in contrast to
previous works [3], [23].
The center of gravity circuit presented in [23] is approx-
imately the same both in the transistor count and the chip
real estate. However, The circuit in [23] requires an addi-
tional A/D converter to obtain a digital output. This would
approximately double the chip real estate. In addition the input
signal can not take the rail-to-rail full voltage swing because
the MOS saturation characteristics are utilized is the analog
computation. In the present circuit, however, the rail-to-rail
linearity in computation is guaranteed as discussed in the next
section. The circuit proposed in [3] was implemented using
discrete op amps. The transistor count estimated for silicon
implementation is also approximately the same with that of the
present work. The major part of the circuit of [3] is devoted
for calculating and , which is performed by
only two MOS source followers in our work. The rest of
our circuit is the MOS comparator array utilized to present
digital flags at output nodes.
As discussed above, the present paper provides a very sim-
ple hardware for COM detection with high speed performance
and smooth interfacing to digital systems. The application of
the circuit to fuzzy processor is now in progress [24]. The
technology is intended to use is real-time intelligent robot
control where minimizing the latency is of primary concern.
A photomicrograph of the test circuit of a nine-input COM
detector is shown in Fig. 5. The test chip was designed and
fabricated in a 3-m double-polysilicon CMOS technology,
a standard process run by students at Tohoku University.
The measured wave forms are summarized in Fig. 4(b). The
parameters of the fabricated test circuit are shown in Table II.
The measurement results closely reproduce the behavior ob-
tained by simulation. The large delay seen in the results of the
fabricated test circuit is due to the loading effect because the
output node was directly probed without buffer circuitries.
III. A NALYSIS OF CIRCUIT OPERATION ACCURACY
As shown above, the operation of the COM detector has
been verified by simulation as well as by experimental results.
However, the circuit has a tendency to produce incorrect
results if the COM is located near the edges. In Fig. 6, we
show the simulation results for a nine-input COM detector with
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(a) (b)
Fig. 6. Simulation results for nine-input COM detector. The COM was placed at position 2 (left) and position 8 (right).
TABLE II
DEVICE/PROCESSPARAMETERS OF FABRICATED TEST CIRCUITS
the COM situated at positions 2 and 8. However, as shown in
the figure, the output is low at positions 3 and 7 for the real
COM locations at positions 2 and 8, respectively. In order to
investigate this phenomenon, the input data are given in a-
function-like form. Namely, we set the input corresponding to
the COM high at 5 V and all other inputs low at 0 V. Then the
COM position was changed from 1 through 9 and the output
of the COM detector was observed. The relation between the
correct (pre-set) COM and the output of the COM detector is
shown in Fig. 7. It is seen that errors occur at positions 1–2 and
8–9. The reason for this can be found in the I/O characteristic
of the source follower used in the COM detector.
Fig. 8 shows the I/O characteristic of theMOS source
follower used in the COM detector. The same Vis given to
all input terminals simultaneously. The abscissa represents the
input to the MOS source follower (V ) while the ordinate
represents the output. The solid line shows the characteristic
of an ideal source follower and the broken line is the simulated
result. If is the slope of the broken line and the offset of the
Fig. 7. Relationship between the correct (pre-set) COM and the COM-
tracker output (HSPICE simulation).
source follower is , the simulated result can be approximated
as
(9)
Using this relation, the floating gate potential for the com-
parator becomes
(10)
In order for the comparator to work correctly, the comparator
output must be determined only by the sign of ( ).
As seen in the above equation, the output is now influenced
by the offset . When ( ) is small the effect of is
negligible. However, when ( ) is large, the effect of
can no longer be neglected and leads to an error. This happens
when the COM is located near the edges.
The problem caused by the source follower offset can be
overcome by the circuit scheme shown in Fig. 9. TheMOS
comparator shown in Fig. 9(a) is basically the same as that
mentioned previously in Fig. 3 except that the inputs are
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Fig. 8. I/O characteristic ofMOS source follower used in the COM
detector. The same VIN is given to all input terminals simultaneously.
(a)
(b)
Fig. 9. New circuit scheme to cancel the offset of input-stageMOS source
followers. (a) Modification inMOS comparator where the ground terminal
was replaced by a constant voltage sourceD. (b) Circuit producing the
constant voltageD equal to the source-follower offset.
connected by switches, not to the earth, but to a constant
voltage source having the analog value equal to the source
follower offset . A precise value of the analog voltage
can be generated quite easily using the circuit shown in
Fig. 9(b). This is a MOS source follower having identical
dimensions to those of input-stageMOS source followers.
All input terminals are grounded, thus producing an identical
offset voltage . The floating gate potential of the comparator
then becomes
(11)
does not appear in the equation. Hence the influence of
the source follower offset has been eliminated effectively
using the above scheme.
The simulation results for a COM detector using the above
mentioned scheme to cancel the source follower offset is
shown in Fig. 10. The pre-set COM’s are at positions 2 and 8.
As shown in the figure, the outputs of the COM detector are
also at 2 and 8. Hence the cancellation scheme works correctly.
In order to investigate the effectiveness of the proposed
cancellation scheme, we again set the input corresponding
to the COM high at 5 V (all other inputs low at 0 V) and
changed the position of the COM from 1 through 9. The
relation between the correct (pre-set) COM and the output
of the COM detector is shown in Fig. 11. The circuit yields a
correct response for any location of the COM.
IV. M ULTIPLE-STAGE COM TRACKER CIRCUIT
In the circuit of Fig. 2, the coordinate index is rep-
resented by the magnitude of the coupling capacitor of the
MOS. Therefore, the computation accuracy will be degraded
when the number of inputs increases. In order to resolve the
problem, a multiple-staged architecture has been developed.
For the multiple-staged architecture, the input signals are
divided into sub-blocks, each containing input signals,
as shown in Fig. 12. We can write the location of the global
COM as
(12)
where is the location of the local COM in theth block,
is the lumped mass of the block. If is taken
as the origin of the th block, and is the location of the
local COM of the th block as measured from the origin, then
is expressed as
(13)
By substitution (13) into (12), we obtain the global COM
as
(14)
where is the location of the block in which the global
COM exists, is the position of the global COM in the
local coordinate in the block. Therefore, if we know the value
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(a) (b)
Fig. 10. Simulation results for COM detector employing the offset cancellation scheme.
Fig. 11. Relationship between correct (pre-set) center of mass and COM
detector output when the offset cancellation scheme was employed.
of and , then the global COM location can be
obtained. The problem of finding is exactly the same as
locating the COM described in Section II. Then can be
determined by the same COM detector circuit shown in Fig. 2
which is called “global location detector.”
The block diagram for a multiple-staged COM detector is
shown in Fig. 13. In order to determine , two new circuit
blocks A and B are included as shown in the figure. The
circuit block A computes using a MOS source
follower where is represented by the magnitude of the
input capacitance. The voltage representing the lumped mass
is applied to one of the input terminals of the MOS
source follower which is selected by the location of the local
COM .
The circuit block B, which we call “deviation detector,” has
a similar architecture as that of the COM detector shown in
Fig. 2. The only differences are that the top source follower
has all identical input capacitances and that and
Fig. 12. N input signals are grouped inton sub-blocks each containings
input signals.
Fig. 13. Block diagram of multiple-stage COM detector.
( ) are given to the top source follower
inputs and the bottom source follower inputs, respectively. The
circuit indicates the location of the global COM in the local
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Fig. 14. Photomicrograph of the test circuit of two-staged COM detector for
25 (5  5) inputs.
coordinate of the block in which the global COM exist. The
location of the COM in input signals is thus obtained
as .
The test circuit of a two-staged COM detector for 25 inputs
is shown in Fig. 14. As is seen in the measurement results in
Fig. 15, the location of the COM is indicated by high output
voltages in the global location detector and the deviation
detector as and , respectively. (Positive
logic nodes were monitored.) It should be noted that the
computation for detecting the COM location is carried out in
the analog regime, but the output is given by the flag appearing
at an appropriate node. Therefore, the output is given by a
digital code. This is one the most important features of the
MOS hardware computing scheme that allows a very smooth
interfacing to digital systems.
V. CONCLUSIONS
A new architecture for a center of mass (COM) detection
circuit using neuron MOS circuit technology has been de-
scribed. It is shown by HSPICE simulation for test COM
circuits designed in a 0.5-m CMOS technology that the
MOS COM tracker can detect the location of COM well
within 40 ns By employing a new source-follower-offset
cancellation scheme in theMOS comparators as well as
by introducing a multistaged COM tracker architecture, a
(a)
(b)
Fig. 15. Measurement results of the test circuit shown in Fig. 14.
high-accuracy detection of COM for a large number of pixel
data has been established. The parallel computing architecture
by MOS circuits and the quasi 2-D algorithm has made it
possible to perform COM detection very fast using a very
simple hardware. One of the most important features of the
MOS circuit technology is that a MOS system receives
analog input signals without A/D conversion and produces
binary codes as outputs, thereby providing a very smooth
interfacing between the analog real world and the digital
computer world.
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